Class: ClassHDL::Verify

Inherits:
Object
  • Object
show all
Defined in:
lib/tdl/class_hdl/hdl_verify.rb

Overview

一个文件只对应一个interface

Constant Summary collapse

@@def_mem_index = 
0

Instance Attribute Summary collapse

Class Method Summary collapse

Instance Method Summary collapse

Constructor Details

#initialize(sdlm) ⇒ Verify

Returns a new instance of Verify.



8
9
10
 
# File 'lib/tdl/class_hdl/hdl_verify.rb', line 8

def initialize(sdlm)
    @belong_to_module = sdlm 
end

Instance Attribute Details

#belong_to_module ⇒ Object

Returns the value of attribute belong_to_module.



6
7
8
 
# File 'lib/tdl/class_hdl/hdl_verify.rb', line 6

def belong_to_module
  @belong_to_module
end

Class Method Details

.track_model(filepath, fformat, args) ⇒ Object 



89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
 
# File 'lib/tdl/class_hdl/hdl_verify.rb', line 89

def self.track_model(filepath,fformat,args)
"
    integer mem_index = 0;
    integer fd;
    integer code =1;
    fd = $fopen(\"#{filepath}\",\"r\");
    if(fd==0) $finish();
    while(!$feof(fd))begin 
code = $fscanf( fd, \"#{fformat}\", #{args} );
mem_index = mem_index + 1;
if(mem_index>10000)begin 
    break;
end
    end
    $fclose(fd);
    $display(\"Read Track File #{filepath} Done!\")"
end

.track_model_x(filepath_arg, fformat, args) ⇒ Object 



108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
 
# File 'lib/tdl/class_hdl/hdl_verify.rb', line 108

def self.track_model_x(filepath_arg,fformat,args)
"
    integer mem_index = 0;
    integer fd;
    integer code =1;
    fd = $fopen($sformatf(\"#{filepath_arg[0]}\",#{filepath_arg[1]}),\"r\");
    if(fd==0) $finish();
    while(!$feof(fd))begin 
code = $fscanf( fd, \"#{fformat}\", #{args} );
mem_index = mem_index + 1;
if(mem_index>10000)begin 
    break;
end
    end
    $fclose(fd);
    $display(\"Read Track File %s Done!\",$sformatf(\"#{filepath_arg[0]}\",#{filepath_arg[1]}))"
end

Instance Method Details

#display(*infos) ⇒ Object 



12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
 
# File 'lib/tdl/class_hdl/hdl_verify.rb', line 12

def display(*infos)
    pstr = []
    vstr = []
    infos.each do |p_v|
        if p_v.is_a? Array 
            pstr << p_v[0]
            if p_v[1]
                vstr << p_v[1]
            end
        else
            pstr << p_v.to_s
        end
    end
    if TopModule.sim 
        if vstr.empty?
            ClassHDL::AssignDefOpertor.curr_assign_block.opertor_chains.push(ClassHDL::OpertorChain.new(["$display(\"%t:  #{pstr.join(' ')} \",$realtime)".to_nq]))
        else 
            ClassHDL::AssignDefOpertor.curr_assign_block.opertor_chains.push(ClassHDL::OpertorChain.new(["$display(\"%t:  #{pstr.join(' ')} \",$realtime,#{vstr.join(',')})".to_nq]))
        end
    end
end

#track_data_c(intf, txt_file_path) ⇒ Object 



34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
 
# File 'lib/tdl/class_hdl/hdl_verify.rb', line 34

def track_data_c(intf,txt_file_path)
    if txt_file_path.is_a? Array
        fsize = txt_file_path[2] || 1000
    else
        rls = File.open(txt_file_path,'r').readlines
        fsize = rls.size
    end
    return unless fsize > 1
    return unless TopModule.sim 

    @belong_to_module.instance_exec(fsize,txt_file_path,intf) do |fsize,txt_file_path,intf| 
        ## 定义 MEM
 
        ## 判断 intf是否是真正的 interface 
        if intf.is_a? TdlSpace::TdlBaseInterface
            logic[fsize][intf.DSIZE] - "track_#{intf.inst_name}_mem"
            track_ci = logic.integer - "track_#{intf.inst_name}_ci"
            mem_args = "track_#{intf.inst_name}_mem"
            mem_format = "%d"
            block_name = intf.inst_name
        elsif intf.is_a? TdlSpace::ArrayChain
            logic[fsize][intf.DSIZE] - "track_#{@@def_mem_index}_mem"
            track_ci = logic.integer - "track_#{@@def_mem_index}_ci"
            mem_args = "track_#{@@def_mem_index}_mem"
            mem_format = "%d"
            block_name = @@def_mem_index.to_s
            @@def_mem_index += 1
        else
            raise TdlError.new("Track INTERAFCE ARG Error!!!")
        end

        if txt_file_path.is_a? Array 
            str = ClassHDL::Verify.track_model_x(txt_file_path,mem_format,"#{mem_args}[mem_index]")
        else
            str = ClassHDL::Verify.track_model(txt_file_path,mem_format,"#{mem_args}[mem_index]")
        end
        ## 初始化 MEM
        Initial("TRACK_INTF_#{block_name}") do 
            initial_exec(str)
        end

        always_ff(posedge: intf.clock,negedge: intf.rst_n) do
            IF ~intf.rst_n do  
                track_ci <= 0.A
            end 
            ELSIF intf.vld_rdy do 
                assert(intf.data == "#{mem_args}[#{track_ci}]".to_nq,"TRACK <#{intf.to_s}> Error;","Real<%d>"," != Expect<%d>",intf.data,"#{mem_args}[#{track_ci}]".to_nq)
                track_ci <= track_ci + 1.b1
            end
        end

    end
    
end